Home > Training > Verilog Primer Page 

Verilog Primer Page

The following sources provide fast-track training in the Verilog Hardware Description Language. They are targeted mainly for experienced VHDL designers with no Verilog knowledge who want to achieve basic Verilog capabilities in order to participate in the SystemVerilog course. These sources are not a replacement for a Basic Verilog course for those who want to design in Verilog.

• Verilog Primer Book
• Online Handbook on Verilog HDL
• On-line Verilog HDL Quick Reference Guide
• Doulos verilog designers guide
• Recommended Verilog HDL book by by Samir Palnitkar (ISBN 0-13-451675-3)

A one-day on-site seminar is also available.
Please contact us for details